

18-622 Final Project


Names: Alec Bender, Youngjin Eum
Andrew IDs: atbender, Yeum

Schematics




Schematics Guideline

- Put screenshots for
 - Full block schematic
 - Array
 - Cell
 - Address Decoder
 - Write Driver, Bitline Reset
 - Column mux
 - Sense Amp
- Can use multiple slides for the screenshots
- Show screenshot of estimated wire model schematic
- Please share features in your schematic that you think are special or unique


Full block schematic





Array




Address Decoder




Write Driver, Bitline Reset



Column Mux



Sense Amp




Layout

Layout Guidelines


- Screenshot of full block layout (if you have completed full block layout, otherwise show individual block layouts)
 - Show rectilinear sizes for your full block and do area calculation
 - Screenshot of all other important blocks that you think is necessary
 - Screenshots of DRC and LVS passing
-
- Please share features in your layout that you think are special or unique

Full block (entire SRAM)



- Area: $4979.995975 \text{ um}^2 = 112.555 \text{ um} * 44.245 \text{ um}$

Full block (entire SRAM)



Full block (entire SRAM)



Total SRAM Cell Area: $(45.68\mu\text{m SRAM block width} \cdot 29.195\mu\text{m SRAM block height}) \cdot 2 \text{ SRAM blocks} = 2667.2552\mu\text{m}^2$

Total Area: $(112.555\mu\text{m full width} \cdot 44.245\mu\text{m full height}) = 4979.995975\mu\text{m}^2$


Area efficiency: $(\text{Total SRAM Cell Area} / \text{Total Area}) / 100 = (2667.2552\mu\text{m}^2 / 4979.995975\mu\text{m}^2) / 100 = 53.559\%$

Lambda squared: $(\text{Total Area} / \lambda^2) = (4979.995975\mu\text{m}^2 / 0.0225\mu\text{m}^2) \approx 9.8\text{M } \lambda^2$


Full block DRC and LVS results




Cell IO, Column Decoder, and SRAM Block




Row Decoder



Bitline reset, Write Driver, Sense Enable




Flip Flop



Simulation

Simulation Results

- Results (Post layout sims if layout is complete)
 - If layout not complete, screenshots of full schematic sim or full sim with blocks that have complete layout
 - Must include important signals: WLs and BLs, controls (enough to comprehend R/W operation from just pictures)
 - Show delay markers in the simulation pictures for R/W ops
 - R/W ops must show critical path delay for each (you must determine/justify the test patterns to exercise the critical paths based on your design).



Live Demo (what we will be checking live)

- DRC run
- LVS run
- A ready ADE L sim window with all necessary signals
- Any other layout/schematic that we find necessary to check